Process variation in nanometer technology is becoming an important issue for cutting-edge FPGAs with a multimillion gate capacity. Considering both die-to-die and within-die variations in effective channel length, threshold voltage, and gate oxide thickness, we first develop closed-form models of chip-level FPGA leakage and timing variations. Experiments show that the mean and standard deviation computed by our models are within 3% from those computed by Monte Carlo simulation. We also observe that the leakage and timing variations can be up to 3X and 1.9X, respectively. We then derive analytical yield models considering both leakage and timing variations, and use such models to evaluate the performance of FPGA device and architecture considering process variations. Compared to the baseline, which uses the VPR architecture and device setup based on the ITRS roadmap, device and architecture tuning improves leakage yield by 10.4%, timing yield by 5.7%, and leakage and timing combined yield by 9.4%. We also observe that LUT size of 4 gives the highest leakage yield, LUT size of 7 gives the highest timing yield, but LUT size of 5 achieves the maximum leakage and timing combined yield. To the best of our knowledge, this is the first in-depth study on FPGA architecture and device coevaluation considering process variation.
INTRODUCTION
Modern VLSI manufacturing yield suffers serious process variation as devices scale down to nanometer technologies. Variability in effective channel length, threshold voltage, and gate oxide thickness incur uncertainties in both chip performance and power consumption. For example, measured variation in chip-level leakage can be as high as 20X compared to the nominal value for high-performance microprocessors [Borkar et al. 2003 ]. In addition to meeting the performance constraint under timing variation, a device with excessively large leakage due to such a high variation has to be rejected to meet the given power budget. Voltage supply (V dd ) and threshold voltage (V t ) go down with the process technology scaling [Wang et al. 2002] . Considering these facts, there is more design freedom for device and architecture optimization. For example, one device could work under multiple different V dd corresponding to different V t . Dynamic Voltage Scaling (DVS) [Burd and Brodersen 2000 ] is a technology taking advantage of this fact to optimize the system performance. With voltage scaling, the system could perform a trade-off between power yield and timing yield. However, in the same while, various variations disappear to raise a more serious yield issue. Researchers look into the reasons with assumed physical models. One of the common physical models is the spatial model, such as Friedberg et al. [2005] proposed the spatial correlation model to resolve the within-die yield issue. Nevertheless, most of these models are based on the random variation assumption. In recent years, some papers [Drego et al. 2009; Zhao and Cao 2007] pointed out that, according to the real testing data, the spatial correlation in process variation is not a kind of significance. Therefore, rather than physical models, the statistical model seems a more promising method to tackle the yield problem.
Also, there are several recent work on statistical parametric yield estimation for both timing and leakage power [Dorrance et al. 2012] . Statistical timing analysis considering path correlation has been studied in Orshansky and Bandyopadhyay [2004] , Le et al. [2004] , Zhan et al. [2005] , and Zhang et al. [2005] . Chang et al. [2005] further introduced non-Gaussian variation and nonlinear variation models. Timing yield estimation was discussed in Gattiker et al. [2001] , Najm and Menezes [2004] , and Raj et al. [2004] , which proposed several methodologies to improve timing yield. With devices scaling down, leakage power becomes a significant component of total power consumption, and it is greatly affected by process variation. Rao et al. [2004] , Zhang et al. [2004] , and Srivastava et al. [2005] studied the parametric yield considering both leakage and timing variations. Power minimization by gate sizing and threshold voltage assignment under timing yield constraints, were studied in Mani et al. [2005] . However, all these studies only focus on ASICs rather than FPGAs [Cheng et al. 2011; Xu et al. 2011] .
In the past decade, several recent papers have addressed FPGA power modeling and optimization [Ren and Markovic 2010] . The leakage power of a commercial FPGA architecture was quantified [Tuan and Lai 2003 ], and a high-level FPGA power estimation methodology was presented [Degalahal and Tuan 2005] . Power evaluation frameworks were introduced for generic parameterized FPGAs Li et al. 2003; Poon et al. 2002] , and it was shown that both interconnect delay and leakage power are significant for FPGAs in nanometer technologies. Power optimization for FPGAs has also been studied in the past few years. Region-based power gating for FPGA logic blocks [Gayasen et al. 2004a ] and fine-grained power gating for FPGA interconnects [Lin et al. 2005b] were proposed, and Vdd programmability was applied to both FPGA logic blocks [Li et al. 2004a [Li et al. , 2004b and interconnects [Anderson and Najm 2004; Gayasen et al. 2004b; Li et al. 2004a] . Cheng et al. [2008] presented a framework to estimate the power, delay, variation, and reliability for FPGAs. Gupta et al. [2006] applied gate-length biasing in the critical path to assure zero or negligible degradation in chip performance. Babaa et al. [2006] mitigated the effect of the variations and provided a better leakage yield by either speeding up the slow blocks or slowing down the leaky ones.
Architecture evaluation also has been performed first using the metrics of area and delay. For nonclustered FPGAs, it was shown that LUT size of 4 achieves the smallest area [Rose et al. 1990 ] and LUT size of 5 or 6 leads to the best performance [Singh et al. 1992] . Later on, the cluster-based island-style FPGA was studied using the metric of area-delay product in Ahmed and Rose [2000] , and it showed that LUT sizes ranging from 4 to 6 and cluster sizes between 4 and 10 can produce the best area-delay product. Besides area and delay, FPGA architecture evaluation considering energy was studied in Li et al. [2004b] , Poon et al. [2002] , and Li and He [2005] . It was shown that under 0.35μm technology, LUT size of 3 consumes the smallest energy [Poon et al. 2002] . In 100nm technology, LUT size of 4 consumes the smallest energy and LUT size of 7 leads to the best performance . Lin et al. [2005b] further evaluated the architecture for the FPGAs with field programmable dual-Vdd and power gating considering area, delay, and energy. Cheng et al. [2005] showed that device and architecture cooptimization is able to obtain the largest improvement in FPGA timing and power efficiency. Compared to the baseline, device and architecture cooptimization can reduce the energy-delay product by 18.4% and chip area by 23.3%. Lin and He [2007] further performed device and architecture evaluation considering power, delay, and soft error rate.
However, all the aforesaid FPGA power and delay evaluation work only considers the deterministic value and does not consider process variations. FPGAs have a great deal of regularity, therefore process variation may have smaller impact on FPGAs than on ASICs. Yet the parametric yield for FPGAs still should be studied.
The first contribution of this article is that we develop closed-form models of chiplevel leakage and timing variations considering both die-to-die and within-die variations. Based on such a formula, we extend the trace-based FPGA power and delay estimator (in short Ptrace) ] to estimate the power and delay variation of FPGAs. Different from our previous work , we consider the variations in gate channel length (L gate ), dopant density (N bulk ), and gate oxide thickness (T ox ) in the device modeling to evaluate the yield. Furthermore, we perform the leakage and timing yield evaluation under 32nm technology considering the whole range speed rather than only one speed bin. Experimental results show that the mean and standard deviation computed by our models are within 3% from those computed by Monte Carlo simulation. We also observe that the leakage and delay variations can be up to 5.5X and 1.5X , respectively.
The second contribution of the article is that with the extended Ptrace, we perform FPGA device and architecture evaluation considering process variations. The evaluation requires the exploration of the following dimensions: cluster size N, LUT size K, 1 supply voltage V dd , and threshold voltage V t . We defined the combinations of the preceding parameters as hyper-architecture. For comparison, we obtain the baseline FPGA hyper-architecture which uses the VPR architecture model [Betz et al. 1999] and the same LUT size and cluster size as the commercial FPGAs used by Xilinx Virtex-II [Xilinx Corporation 2002] , and device setting from ITRS roadmap [International Technology Roadmap for Semiconductors 2002] . Compared to the baseline, device and architecture tuning improves leakage yield by 10.4%, timing yield by 5.7%, and leakage and timing combined yield by 9.4%. We also observe that LUT size of 4 gives the highest leakage yield, LUT size of 7 gives the highest timing yield, but LUT size of 5 achieves the maximum leakage and timing combined yield.
The rest of the article is organized as follows: Section 2 presents background knowledge of FPGA architecture and modeling. Section 3 derives closed-form models for leakage and timing variations. Section 4 develops the leakage and timing yield models. Section 5 performs device and architecture evaluation to improve yield rate. Finally, Section 6 concludes. 
PRELIMINARY

FPGA Architecture and Circuit
FPGA is a popular engineering device for fast prototyping. With the scaling of design complexity, the development lead time of ASICs becomes longer. In current industrial systems, the FPGA has become a pivotal figure in product development. The most classical FPGA architecture is a kind of island-style-based structure such as in Betz et al. [1999] . For simplicity of the presentation, we assume a cluster-based island-style FPGA architecture for all classes of FPGAs studied in this article. Figure 1 shows a cluster-based logic block, which includes N fully connected Basic Logic Elements (BLEs). Each BLE includes one K-input LookUp Table ( LUT) and one flip-flop (DFF). In general, one LUT could enable any boolean function with K-input. With DFFs, the cascade BLEs could implement different kinds of combinational and sequential circuits. In this article, the combination of cluster size N and LUT size K 2 is the architectural issue we evaluate.
The routing structure is of the island style shown in Figure 2 . The logic blocks are surrounded by routing channels consisting of wire segments. The input and output pins of a logic block can be connected to the wire segments in routing channels via a connection block (see Figure 2 (b)). A routing switch block is located at the intersection of a horizontal channel and a vertical channel. Figure 2 (c) shows a subset switch block [Lemieux and Brown 1993] , where the incoming track can be connected to the outgoing tracks with the same track number. 3 The connections in a switch block (represented by the dashed lines in Figure 2 (c)) are programmable routing switches. We implement routing switches by tri-state buffers and use two tri-state buffers for each connection so that it can be programmed independently for either direction. We define an interconnect segment as a wire segment driven by a tri-state buffer or a buffer. 4 In this article, we assume that all the wire segments span 4 logic blocks, which is the best routing architecture for low-power FPGAs [Li et al. 2004c] . We decide the routing channel width CW in the same way as the architecture study in Betz et al. [1999] , that is, CW = 1.2CW min , where CW min is the minimum channel width required to route the given circuit successfully.
Trace-Based Power and Delay Model
Because we consider two architecture parameters, cluster size N and LUT size K, and three device parameters, supply voltage V dd , gate channel length L gate , and dopant density N bulk , the total number of hyper-architecture combinations can be easily over a few hundreds considering the interaction between these dimensions. A runtimeefficient trace-based estimation tool Ptrace has been proposed to handle such cooptimization [Cheng et al. 2008] . Figure 3 illustrates the conventional FPGA architecture evaluation flow and Figure 4 illustrates the relation between Ptrace and the conventional flow. In the conventional flow, for a given benchmark set, we first optimized the logic then mapped the circuit to a given LUT size. TV-Pack is used to pack the mapped circuit to a given cluster size. After packing, we placed-and-routed the circuit using VPR [Betz et al. 1999 ] and obtained the chip-level delay and area. Finally, the cycleaccurate power simulator [Li et al. 2003 ] (in short Psim) was used to estimate the chiplevel power consumption. The architecture evaluation flow discussed before is time consuming because we need to place-and-route every circuit under different architectures and a large number of randomly generated input vectors need to be simulated for each circuit. The basic idea of Ptrace is as follows: We speculate that during hyper-architecture evaluation, there are two classes of information, as illustrated in Table I . The first class only depends on architecture (N and K) and is called the trace of the architecture. The second class only depends on device setting (V dd , L gate , and N bulk ) and circuit design. For a given benchmark set, we profile placed-and-routed benchmark circuits and collect trace information under one device setting. We then obtain FPGA performance and power for a given set of device and architectural parameter values based on the trace information.
Ptrace has a high accuracy compared to the conventional evaluation flow. The average energy error of Ptrace is 1.3% and average delay error is 0.8% [Cheng et al. 2007] .
In the following, we will extend Ptrace to consider process variation, and then perform device and architecture cooptimization with process variation.
LEAKAGE AND TIMING VARIATIONS
In this article, we consider the variation in gate channel length (L gate ), dopant density (N bulk ), and gate oxide thickness (T ox ). According to , spatial Statistical Timing and Power Optimization of Architecture and Device for FPGAs 9:7 correlation is not significant. Therefore, in this article, we assume each variation source is decomposed into global (inter-die) variation and local (intra-die) variation as
where L, B, and T are variations of L gate , N bulk , and T ox respectively, L g , B g , and T g are inter-die variations, and L l , N l , and T l are intra-die variations. In the rest of this article, we assume both inter-die (L g , B g , and T g ) and intra-die (L l , B l , and T l ) variations are normal random variables. And we also assume that inter-die variation and intra-die variation are independent, and all variation sources are also independent.
Leakage under Variation
We extend the leakage model in the FPGA power and delay estimation framework Ptrace [Cheng et al. 2007 ] to consider different kinds of process variations. In Ptrace, the total leakage current of an FPGA chip is calculated as
where N t i is the number of FPGA circuit elements of resource type i, that is, an interconnect switch, buffer, LUT, configuration SRAM cell, or flip-flop, and I i is the leakage current of a type i circuit element. Different sizes of interconnect switches and buffers are considered as different circuit elements.
The leakage current I i of a type i circuit element is the sum of the subthreshold and gate leakages.
Variation in I sub mainly sources from variation in L gate and V th . Variation in I gate mainly sources from variation in T ox . Different from Rao et al. [2004] which models subthreshold leakage and gate leakage separately, we model the total leakage current I i of circuit element in resource type i as
where I n (i) is the nominal value of the leakage current of the type i circuit element, and f is the function that represents the impact of each type of process variation on leakage. The dependency between these functions has been shown negligible in Rao et al. [2004] . 
where c i1 , c i2 , c i3 are fitting parameters obtained from the M A ST A R4 model. The negative sign in the exponent indicates that the transistors with shorter channel length, lower threshold voltage, and smaller oxide thickness lead to higher leakage current. We reformat (4) as follows by decomposing L, B and
) components. To extend the leakage model (2) under variations, we assume that each element has unique intra-die variations yet all elements in one die share the same inter-die variations. Both inter-die and intra-die variations are modeled as normal random variables. The leakage distribution of a circuit element is a lognormal distribution. The total leakage is the sum of all lognormals. The state-of-the-art FPGA chip usually has a large number of circuit elements. Therefore the relative random variance of the total leakage due to intra-die variation approaches zero. Similar to Rao et al. [2004] , for given inter-die variations, we apply the Central Limit Theorem and use the sum of mean to approximate the total leakage current. After integration, we can write the expression of the chip-level leakage as
where S i is the scale factor introduced by intra-die variability in L, V, and
is the leakage as a function of inter-die variations. σ L l , σ B l and σ T l are the variances of L l , B l , and T l , respectively.
Timing under Variation
The performance depends on L gate , N bulk , and T ox , but its variation is primarily affected by L gate and N bulk variation [Rao et al. 2004 ]. Next we extend the delay model in Ptrace to consider inter-die and intra-die variations of L gate . In Ptrace, the path delay is calculated as
where d i is the delay of the i th circuit element in the path. Considering process variation,the path delay is calculated as
For circuit element i in the path, 
We then use the circuit-level delay model in Cheng et al. [2008] to obtain the delay for each circuit element with these variations. As the delay monotonically decreases when L gate and N bulk increase, we can directly map the probability of a channel length to the probability of a delay and obtain the delay distribution of a circuit element. We assume that the intra-die channel length and dopant variation of each element are independent from each other. Therefore, we can obtain the PDF (Probability Density Function) of the critical path delay for a given L g and B g as follows by a convolution operation.
PD F(D|L
Statistical Timing and Power Optimization of Architecture and Device for FPGAs 9:9
YIELD MODELS
Leakage Yield
From (7), we can see that the chip leakage current is a sum of log-normal random variables and it can be expressed as follows.
Same as Rao et al. [2004] , we model I chip , the sum of the log-normal variables X i , as another log-normal random variable. The log-normal variable X i shares the same random variables σ L g , σ B g , and σ T g , and therefore these variables are dependent on each other. Considering the dependency, we calculate the mean and variance of the new lognormal I chip as
where the mean of I chip , μ I chip , is the sum of means of X i and the variance of I chip , σ I chip , is the sum of variance of X i and the covariance of each pair of X i . The covariance is calculated as follows.
We then use the method from Rao et al. [2004] to obtain the mean and variance (μ N,I chip , σ N,I chip 2 ) of the normal random variable corresponding to the log-normal I chip . As the exponential function that relates the log-normal variable I chip with the normal variable I N,chip is a monotone increasing function, the CDF of I chip can be expressed as follows using the standard expression for the CDF of a log-normal random variable. 
Timing Yield
The timing yield is calculated on a bin-by-bin basis where each bin corresponds to a specific value L g and B g . We further consider intra-die variation of channel length in timing yield analysis. Given the inter-die channel length variation L g , and dopant variation B g , (10) gives the PDF of the critical path delay D of the circuit. We can obtain the CDF of delay, CD F (D|L g , B g ), by integrating PD F (D|L g , B g ). We assume that for a given L g the delay of each path is independent and we can calculate the timing yield as
where
) gives the probability that the delay of the ith longest path is no greater than D cut . In this article, we only consider the ten longest paths, that is, n = 10 because the simulation result shows that the ten longest paths have already covered all the paths with a delay larger than 75% of the critical path delay under the nominal condition. We then integrate
) over L g and B g to calculate the performance yield Y perf as
Leakage and Timing Combined Yield
To analyze the yield, we need to consider both the leakage and delay limit. In order to compute the leakage and delay combined yield, we first need to calculate the leakage yield for a given inter-die variation of gate channel length L g and dopant density B g , Y leak|L g ,B g . Similar to Secion 4.1, we first calculate the mean and variance of leakage current for given L g and B g ,
. Simlar to X i 's, the covariance betweenX i|L g ,B g 's are computed as
Finally, the CDF of leakage current for given L g and B g , I leak|L g ,B g , is calculated as
With the CDF of I leak|L g ,B g , it is easy to compute the leakage yield for given L g and B g .
Because for given a specific inter-die variation of channel length L g and dopant variation B g , the leakage variability only depends on the variability of random variable T g as shown in (22), and the timing variability only depends on the variability of random variable L l and B l as shown in (20), therefore, we assume that the leakage yield and timing yield are independent of each other for given L g and B g . The yield considering the imposed leakage and timing limit can be calculated as follows.
Verification of Yield Model
In this section, we verify our yield model by comparing it to 10,000 sample Monte Carlo simulation. In our experiment, we use ITRS High-Performance 32nm technology (HP32) device setting and assume that all 20 MCNC benchmarks are put into one FPGA chip. The cut of leakage power is 2X of the nominal value and the cut of delay is 1.1X of nominal value. Table II compares the yield estimated from our model and that from the Monte Carlo simulation. From the table, we see that our yield model is within 3% error compared to the Monte Carlo simulation.
LEAKAGE AND TIMING YIELD ANALYSIS
In this section, we use our yield model to perform device and architecture evaluation for leakage and delay yield optimization. We consider ITRS High-Performance 32nm technology (HP32) and change V dd and L gate around such a setting. For architecture, we consider LUT size K from 4 to 7, and cluster size N from 6 to 12. For interconnect, we assume that all the global routing tracks (W) span 4 logic blocks with all buffer switch boxes. For simplicity, in this section we define the combination of device and architecture as hyper-architecture (in short, hyper-arch). In the experiment, we assume that all 20 MCNC benchmarks are put into one chip and obtain the longest 10 critical paths from them. For comparison, we also define a baseline hyper-arch which has the HP32 device setting and N = 8, K = 4, which has the same LUT size and cluster size as the commercial FPGAs used by Xilinx Virtex-II [Xilinx Corporation 2002] . For process variation , we assume that all the variation sources have normal distribution. For L gate variation, we assume that the 3σ value of the inter-die variation is 5% of the nominal value and the 3σ value of the intra-die variation is 3% of the nominal value. For both N bulk and T ox variation, we assume that the 3σ value of the inter-die and intra-die variation is 2.5% and 1.9% of the nominal value, respectively. The experimental setting is summarized in Table III .
Impact of Process Variation
In this section, we analyze the impact of process variation on FPGA leakage power and delay. Figure 5 illustrates the leakage and delay variation from Monte Carlo simulation for the baseline hyper-arch. In the figure, each dot is sample of Monte Carlo simulation. From the figure, we can see with process variation, the range of leakage power is up to 5.5X and the range of delay variation is up to 1.5X. 
Impact of Device and Architecture Tuning
In this section, we perform device and architecture evaluation to optimize the delay and leakage power yield for two FPGA classes. Homo-L gate is the conventional FPGA using the same and optimized L gate for both logic blocks and interconnect; Hetero-L gate optimizes L gate separately for logic blocks and interconnect. In the rest of this section, we assume that the cut-off leakage power is 2X of the nominal value and the cut-off delay is 1.1X of the nominal value, as shown in Figure 5 .
Leakage Yield.
We first optimize leakage yield. give the same maximum leakage yield result. That is, the optimum L gate for logic blocks and interconnect is the same. This is because the larger L gate gives better leakage yield, and both logic block and interconnect using the largest L gate (33nm) results in optimum leakage yield. Moreover, we can also find that K = 4 gives the optimum leakage yield, which improves leakage yield by 10.4% compared to the baseline.
Timing
Yield. Secondly, we analyze the timing yield. Table V illustrates the optimum timing yield hyper-arch. Similar to leakage yield analysis, both Homo-L gate and Hetero-L gate achieve the same hyper-arch for optimum timing yield. The reason is similar to the leakage yield. That is the smaller L gate gives better timing yield, therefore both logic block and interconnect using smallest L gate (33nm) results in optimum timing yield. From the table, we can also find that the optimum timing yield hyper-arch has K = 7 and improves the timing yield by 5.7% compared to the baseline.
Leakage and Timing Combined
Yield. Finally, we discuss leakage and timing combined yield. 
Timing Yield
For timing yield analysis, we only analyze the delay of the largest MCNC benchmark clma. Similarly, the timing yield is often studied using a selected test circuit such as ring oscillator for ASIC in the literature. Figure 6 shows the delay with intra-die and inter-die channel length variation at baseline architecture (8, 4) with an ITRS device setting. As shown in the figure, there is a 1.9X span with ±3σ L g variation, and a 1.1X span without L g variation. Clearly, delay is more sensitive to inter-die variation than within-die variation. This is because of the independence of the local L ef f variation between each element. Therefore the effect of within-die L ef f variation tends to average out when the critical path is long enough. For timing yield, we discard dies with critical delay larger than the cut-off delay, which is 1.1X of the nominal critical path delay of each architecture. Table VII shows the delay yield of Homo-V t +G. One can see from this table that a larger LUT size will give a higher yield rate. This is because a larger LUT size generally gives a smaller mean delay with a shorter critical path (see Figure 7) , that is, smaller number of elements in the path, which leads to a smaller variance. Therefore, a larger LUT size leads to a higher timing yield. The yield rate between classes is similar as the critical path structure is the same for all classes. As the timing specification may be relaxed for certain applications that are not timing-critical, the cut-off delay may be relaxed in this case. In this table, we also show the yield with the cut-off delay as 1.2X of the nominal delay. The yield rate under a higher cut-off still has the same trend as that under a lower cut-off. Note that the other architecture classes have similar trends on timing yield. 
Leakage and Timing Combined Yield
Figure 8 presents the leakage and delay variation for the baseline case using Monte Carlo simulation with Ptrace. It can be seen that a smaller delay leads to a larger leakage in general. This is because of the inverse correlation between circuit delay and leakage. A device with short channel length has a small delay and consumes large leakage, which may lead to a high leakage. To calculate the leakage and delay combined yield, we set the cuto-ff leakage as the nominal leakage plus 30% that of the baseline, while the cut-off delay is 1.2X of each architecture's nominal delay. Table VIII presents the combined yield for Homo-V t with the ITRS device setting and all classes with min-ED device setting. The area overhead introduced by powergating is also presented in the table. Comparing Homo-V t with ITRS device setting and min-ED device setting, the combined yield is improved by 21%. Comparing the classes using the min-ED device setting, Hetero-V t has a 3% higher yield than Homo-V t due to heterogeneous-V t while Homo-V t +G has a 8% higher yield than Homo-V t due to power-gating. Homo-V t +G has the highest combined yield with an average of 16% area overhead. Device tuning and power-gating improve yield by 29% comparing Homo-V t +G with the min-ED setting to Homo-V t with ITRS setting.
